Asm Minimization for Digital Systems: Using Gals

Vol. 3 No.2

Year: 2008

Issue: Oct-Dec

Title: Asm Minimization for Digital Systems: Using Gals   

Author Name: Nasser Halasa, Karim Al-jebory   

Synopsis:   

Control unit, in digital systems is one of the vital problems of optimal design. Several approaches of developing minimized modules for digital systems were studied. Algorithmic State Machine (ASM) has been analyzed by different approaches as coding the Excitation Function, coding the Input Logical Word and coding the Output Variables. This paper presents a modified method to synthesize the State Table (ST) of a digital system based on modifying the State Table Strings - rows. This new method results in minimizing the hardware used. Hardware Description Language (HDL) is the modern way for hardware design implementation, used in Programmable Logical Devices (PLD) such as Generic Array Logic (GAL) and Field-Programmable Gate Array (FPGA).The suggested method was tested and analyzed using Verilog HDL.